

LT1194

Video Difference Amplifier


FEATURES

- Differential or Single-Ended Gain Block: ±10 (20dB)
- –3dB Bandwidth: 35MHz
- Slew Rate: 500V/µs
- Low Cost
- Output Current: ±50mA
- Settling Time: 200ns to 0.1%
- CMRR at 10MHz: 45dB
- Differential Gain Error: 0.2%
- Differential Phase Error: 0.08°
- Input Amplitude Limiting
- Single 5V Operation
- Drives Cables Directly

APPLICATIONS

- Line Receivers
- Video Signal Processing
- Gain Limiting
- Oscillators
- Tape and Disc Drive Systems

TYPICAL APPLICATION



Wideband Differential Amplifier

DESCRIPTION


The LT[®]1194 is a video difference amplifier optimized for operation on \pm 5V and a single 5V supply. The amplifier has a fixed gain of 20dB and features adjustable input limiting to control tough overdrive applications. It has uncommitted high input impedance (+) and (-) inputs, and can be used in differential or single-ended configurations.

The LT1194's high slew rate $500V/\mu s$, wide bandwidth 35MHz, and $\pm 50mA$ output current make it ideal for driving cables directly. This versatile amplifier is easy to use for video or applications requiring speed, accuracy and low cost.

The LT1194 is available in 8-pin PDIP and SO packages.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.

Sine Wave Reduced by Limiting




200kHz SINE WAVE WITH $V_{CONTROL} = -5V, -4V, -3V, -2V$



ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage (V ⁺ to V ⁻) 18V
Differential Input Voltage ±6V
Input Voltage $\pm V_S$
Output Short Circuit Duration (Note 2) Continuous
Operating Temperature Range
LT1194M (OBSOLETE) – 55°C to 125°C
LT1194C 0°C to 70°C
Maximum Junction Temperature 150°C
Storage Temperature Range – 65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

 V_S = $\pm 5V,~V_{REF}$ = 0V, Null Pins 1 and 8 open circuit, T_A = 25°C, C_L \leq 10pF, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1194M/0 TYP	C Max	UNITS
V _{OS}	Input Offset Voltage	All Packages			1	6	mV
l _{OS}	Input Offset Current				0.2	3	μA
I _B	Input Bias Current				±0.5	±3.5	μA
e _n	Input Noise Voltage	$f_0 = 10 \text{kHz}$			15		nV/√Hz
i _n	Input Noise Current	$f_0 = 10 \text{kHz}$			4		pA/√Hz
R _{IN}	Input Resistance	Either Input			30		kΩ
CIN	Input Capacitance	Either Input			2		pF
	Input Voltage Range			-2.5		3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = -2.5V to 3.5V		65	80		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.375V to ±8V		65	80		dB
V _{OMAX}	Maximum Output Signal	$V_{\rm S} = \pm 8V$ (Note 3)		±3	±4.3		V
V _{LIM}	Output Voltage Limit	$V_i = \pm 0.5 V$, $V_C = 2V$ (Note	4)		±20	±120	mV
V _{OUT}	Output Voltage Swing	$V_{S} = \pm 8V, V_{REF} = 4V$	$R_L = 1k$	6.6	6.9		V
			R _L = 100Ω	6.3	6.7		V
		$V_{S} = \pm 8V, V_{REF} = -4V$	$R_L = 1k$	-6.7	-7.4		V
			R _L = 100Ω	-6.4	-6.7		V
		$V_{S} = \pm 5V, V_{REF} = 0V, R_{L} =$	1k	±3	±4		V
G _E	Gain Error	$V_0 = \pm 3V$	$R_L = 1k$		0.5	3	%
			R _L = 100Ω		0.5	3	%
SR	Slew Rate	$V_0 = \pm 1V, R_L = 1k$ (Notes 5, 9)		350	500		V/µs
FPBW	Full-Power Bandwidth	$V_0 = 6V_{P-P}$ (Note 6)		18.5	26.5		MHz
BW	Small-Signal Bandwidth				35		MHz
t _r , t _f	Rise Time, Fall Time	$R_L = 1k, V_0 = \pm 500 mV, 20\%$ to 80% (Note 9)		4	6	8	ns
t _{PD}	Propagation Delay	$R_{L} = 1k, V_{0} = \pm 125mV, 50\%$ to 50%			6.5		ns



ELECTRICAL CHARACTERISTICS

 V_S = $\pm 5V,~V_{REF}$ = 0V, Null Pins 1 and 8 open circuit, T_A = 25°C, $C_L {\leq}$ 10pF, unless otherwise noted.

			LT1194M/C		
SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS	
	Overshoot	$V_0 = \pm 125 mV$	0	%	
ts	Settling Time	3V Step, 0.1% (Note 7)	200	ns	
Diff A _V	Differential Gain	$R_L = 150\Omega$ (Note 8)	0.2	%	
Diff Ph	Differential Phase	R _L = 150Ω (Note 8)	0.08	Deg _{P-P}	
I _S	Supply Current		35 43	mA	

 V_S^+ = 5V, V_S^- = 0V, V_{REF} = 2.5V, Null Pins 1 and 8 open circuit, T_A = 25°C, $C_L \le$ 10pF, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1194M/ TYP	C Max	UNITS
V _{OS}	Input Offset Voltage	All Packages			2	8	mV
l _{os}	Input Offset Current				0.2	3	μA
I _B	Input Bias Current				±0.5	±3	μA
	Input Voltage Range			2		3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = 2V to 3.5V		55	70		dB
V _{LIM}	Output Voltage Limit	$V_1 = \pm 0.5V, V_C = 2V$ (Note 4)			±20	±120	mV
V _{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V _{OUT} High	3.6	3.8		V
			V _{OUT} Low		0.25	0.4	V
SR	Slew Rate	$V_0 = 1V \text{ to } 3V$			250		V/µs
BW	Small-Signal Bandwidth				32		MHz
Is	Supply Current				32	40	mA

The \bullet denotes specifications which apply over the full operating temperature range of $-55^{\circ}C \le T_A \le 125^{\circ}C$. V_S = ±5V, V_{REF} = 0V, Null Pins 1 and 8 open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	LT1194M TYP	МАХ	UNITS
V _{OS}	Input Offset Voltage	N8 Package		•		1	9	mV
$\Delta V_{0S} / \Delta T$	Input V _{OS} Drift			•		6		mV/°C
I _{OS}	Input Offset Current			•		0.8	5	μA
I _B	Input Bias Current			•		±1	±5.5	μA
	Input Voltage Range			•	-2.5		3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = -2.5V to 3.5V		•	58	80		dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.375V to ±5V		•	60	80		dB
V _{LIM}	Output Voltage Limit	$V_{I} = \pm 0.5 V, V_{C}$	= 2V (Note 4)	•		±20	±150	mV
V _{OUT}	Output Voltage Swing	$V_{S} = \pm 8V,$	R _L = 1k	•	6	6.6		V
		$V_{REF} = 4V$	R _L = 100Ω	•	5.9	6.5		V
		$V_{S} = \pm 8V,$	R _L = 1k	•	-6.1	-6.7		V
		$V_{REF} = -4V$	R _L = 100Ω	•	-6	-6.5		V
G _E	Gain Error	$V_0 = \pm 3V, R_L =$	1k	•		1	5	%
I _S	Supply Current			•		35	43	mA



ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating

temperature range of $0^{\circ}C \le T_A \le 70^{\circ}C$. $V_S = \pm 5V$, $V_{REF} = 0V$, Null Pins 1 and 8 open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	LT1194C TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	All Packages		•		1	7	mV
$\Delta V_{0S} / \Delta T$	Input V _{OS} Drift			•		6		µV/°C
I _{OS}	Input Offset Current			•		0.2	3.5	μA
IB	Input Bias Current			•		±0.5	±4	μA
	Input Voltage Range			•	-2.5		3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = -2.5V to 3	.5V	•	60	80		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 2.375 V \text{ to } \pm 5 V$		•	60	80		dB
V _{LIM}	Output Voltage Limit	$V_{I} = \pm 0.5 V, V_{C} = 2$	$V_1 = \pm 0.5V, V_C = 2V$ (Note 4)			±20	±130	mV
V _{OUT}	Output Voltage Swing	$V_{\rm S} = \pm 8 V$,	R _L = 1k	•	6.2	6.9		V
		$V_{REF} = 4V$	R _L = 100Ω	•	6.1	6.7		V
		$V_{\rm S} = \pm 8 V$,	R _L = 1k	•	-6.4	-7.2		V
		$V_{REF} = -4V$	R _L = 100Ω	•	-6.2	-6.6		V
G _E	Gain Error	$V_0 = \pm 3V, R_L = 1k$	<	•		1	4	%
I _S	Supply Current			•		35	43	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 3: There are two limitations on signal swing. Output swing is limited by clipping or saturation in the output stage. Input swing is controlled by an adjustable input limiting function. On $V_S = \pm 5V$, the overload characteristic is output limiting, but on $\pm 8V$ the overload characteristic is input limiting. V_{OMAX} is measured with the null pins open circuit.

Note 4: Output amplitude is reduced by the input limiting function. The input limiting function occurs when the null pins, 1 and 8, are tied together and raised to a potential 0.3V or more above the negative supply.

Note 5: Slew rate is measured between $\pm 1V$ on the output, with a $\pm 0.3V$ input step.

Note 6: Full-power bandwidth is calculated from the slew rate measurement:


FPBW = $SR/2\pi V_P$.

Note 7: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985.

Note 8: NTSC (3.58MHz).

Note 9: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged part (S suffix).


Optional Offset Nulling Circuit




INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A $\pm 250 \text{mV}$ RANGE WITH A 1k Ω TO 10k Ω POTENTIOMETER

Input Limiting Connection

Input Limiting with Offset Nulling















TYPICAL PERFORMANCE CHARACTERISTICS





Gain, Phase vs Frequency





Equivalent Input Noise Current

 $V_{S} = \pm 5V$ $T_{A} = 25^{\circ}C$ $R_{S} = 100k$

vs Frequency

80

60

40

20


0

10


100

EQUIVALENT INPUT NOISE CURRENT (pA/VHz)


Common Mode Voltage vs Supply Voltage





Supply Current vs Supply Voltage



-3dB Bandwidth vs Supply Voltage








1k

FREQUENCY (Hz)

10k


100k

LT1194 • TPC05






TYPICAL PERFORMANCE CHARACTERISTICS






TYPICAL PERFORMANCE CHARACTERISTICS




Small-Signal Transient Response



RISE TIME = 10.8ns, PROPAGATION DELAY = 6ns

Large-Signal Transient Response




 $R_L = 150\Omega$, +SR = 430V/µs, -SR = 500V/µs

APPLICATIONS INFORMATION

The LT1194 is a video difference amplifier with a fixed gain of 10 (20dB). The amplifier has two uncommitted high input impedance (+) and (-) inputs that can be used either differentially or single-ended. The LT1194 includes a limiting feature that allows the amplifier to reduce its output as a function of DC voltage on the BAL/V_C pins. The limiting feature uses input differential-pair limiting to prevent overload in subsequent stages. This technique allows extremely fast limiting action.

Power Supply Bypassing

The LT1194 is quite tolerant of power supply bypassing. In some applications a 0.1μ F ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required.




Input Limiting



APPLICATIONS INFORMATION


A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_L = 1k$.

In many applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A 0.1μ F ceramic disc in parallel with a 4.7μ F tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/DIV, when amplified to 10mV/DIV the settling time to 10mV is 200ns. The time drops to 162ns with multiple bypass capacitors, and does not exhibit the characteristic power supply ringing.



No Supply Bypass


IN DEMO BOARD, $R_1 = 1k$



Settling Time Poor Bypass

SETTLING TIME TO 10mV, SUPPLY BYPASS CAPACITORS = 0.1μ F

Settling Time Good Bypass



 $\begin{array}{l} \text{SETTLING TIME TO 10mV,} \\ \text{SUPPLY BYPASS CAPACITORS = } 0.1 \mu\text{F} + 4.7 \mu\text{F TANTALUM} \end{array}$

Cable Terminations

The LT1194 video difference amplifier has been optimized as a low cost cable driver. The \pm 50mA guaranteed output current enables the LT1194 to easily deliver 7.5V_{P-P} into 100 Ω , while operating on \pm 5V supplies, or 2.6V_{P-P} on a single 5V supply.

When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end (75Ω to ground) to absorb unwanted energy. The best performance can be obtained by double termination (75Ω in series with the output of the amplifier, and 75Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. For a cable driver with a gain of 5 (LT1194 gain of 10), the –3dB bandwidth is over 30MHz with no peaking.


A Voltage Controlled Current Source

The LT1194 can be used to make a fast, precise, voltage controlled current source. The LT1194 high speed differential amplifier senses the current delivered to the load. The input signal V_{IN} , applied to the (+) input of the LT1191,




APPLICATIONS INFORMATION

Double Terminated Cable Driver




Voltage Gain vs Frequency




will appear at the (-) input if the feedback loop is properly closed. In steady state the input signal appears at the output of the LT1194, and 1/10 of this signal is applied across the sense resistor. Thus the output current is simply:

$$I_0 = \frac{V_{\rm IN}}{\rm R \bullet 10}$$

The compensation capacitor C_C forces the LT1191 to be the dominate pole for the loop, while the LT1194 is fast enough to be transparent in the feedback path. The ratio of the load resistor to the sense resistor should be approximately 10:1 or greater for easy compensation. For the example shown the load resistor is 100Ω , the sense resistor is 5.1Ω , and various loop compensation capacitors cause the output to exhibit an underdamped, critically and overdamped response. **Voltage Controlled Current Source**




Output Current Response



±20mA CURRENT SOURCE WITH DIFFERENT COMPENSATION CAPACITORS





APPLICATIONS INFORMATION


Murphy Circuits

There are several precautions the user should take when using the LT1194 in order to realize its full capability. Although the LT1194 can drive a 50pF capacitive load, isolating the capacitance with 10Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

Driving Capacitive Load


Other precautions include:

- 1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
- 2. Do not use high source impedances. The input capacitance of 2pF, and R_S = 10k, for instance, will give an 8 MHz-3 dB bandwidth.
- 3. PC board socket may reduce stability.




LT1194 IN DEMO BOARD, C_L = 50pF

Driving Capacitive Load




LT1194 IN DEMO BOARD, $C_L = 50 pF$ WITH 10 Ω ISOLATING RESISTOR






SIMPLIFIED SCHEMATIC




PACKAGE DESCRIPTION





Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.


PACKAGE DESCRIPTION



N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

> S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1193	$A_V = 2$ Video Difference Amp	80MHz BW, 500V/µs Slew Rate